

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE V United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/718,897	11/20/2003	Shao-Chung Hu	JCLA11797	1661
23900	7590 04/04/2005		EXAMINER	
J C PATENTS, INC.			ROSE, KIESHA L	
4 VENTURE, SUITE 250 IRVINE, CA 92618			ART UNIT	PAPER NUMBER
,			2822	
			DATE MAILED: 04/04/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summers	10/718,897	HU ET AL.				
Office Action Summary	Examiner	Art Unit				
	Kiesha L. Rose	2822				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 10 March 2005.						
2a) This action is <b>FINAL</b> . 2b) ⊠ This	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3)☐ Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.						
4a) Of the above claim(s) <u>1-14</u> is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>15-20</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Address was and a						
Attachment(s)  1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
2) Notice of Neterlettees Cited (FTO-092)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date	Paper No(s)/Mail Da					

Application/Control Number: 10/718,897

Art Unit: 2822

### **DETAILED ACTION**

This Office Action is in response to the election filed 10 March 2005.

#### Election/Restrictions

Claims 1-14 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected method of making a semiconductor device, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 10 March 2005.

Applicant's election without traverse of claims 15-20 in the reply filed on 10 March 2005 is acknowledged.

#### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 15-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Maiz et al. (U.S. Patent 6,794,755).

Application/Control Number: 10/718,897

Art Unit: 2822

Maiz discloses an integrated circuit interconnect (Fig 2G) that contains a first dielectric layer (210) having a first opening therein, a first metal layer (224) formed in the first opening and comprising copper, a first protective layer (218) formed on the surface of the first metal layer not covered by the first dielectric layer, a first stop layer (244) on the surface of the first dielectric layer with the opening formed in the first dielectric layer and the first stop layer, a second dielectric layer (246) formed over the first dielectric layer with a second opening cutting through the first protective layer to expose the first metal layer, a second metal layer (280) filled in the second opening comprising copper, a second protective layer formed on the surface of the second metal layer not covered by the second dielectric layer and a second stop layer on the surface of the second dielectric layer wherein the opening is formed in the second dielectric layer and the second stop layer. (Damascene formed has more than one interconnect level and can be repeated. (Column 7, lines 53-55)

Claims 15-17 are rejected under 35 U.S.C. 102(e) as being anticipated by Morrow et al (U.S. Publication 2004/0058547).

Morrow discloses an integrated circuit interconnect (Figs. 2I, 2O and 2Q) that contains a first dielectric layer (210) having a first opening therein, a first metal layer (224) formed in the first opening and comprising copper, a first protective layer (230) formed on the surface of the first metal layer not covered by the first dielectric layer, a first stop layer (234) on the surface of the first dielectric layer with the opening formed in the first dielectric layer and the first stop layer, a second dielectric layer (236) formed over the first dielectric layer, a second metal layer (252) filled in the second opening

Art Unit: 2822

comprising copper, a second protective layer formed on the surface of the second metal layer not covered by the second dielectric layer and a second stop layer on the surface of the second dielectric layer wherein the opening is formed in the second dielectric layer and the second stop layer.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morrow in view of Maiz.

Morrow discloses all the limitations except for the second dielectric layer having a second opening cutting through the first protective layer. Whereas Maiz discloses an integrated circuit interconnect (Fig 2G) that contains a first dielectric layer (210) having a first opening therein, a first metal layer (224) formed in the first opening and comprising copper, a first protective layer (218) formed on the surface of the first metal layer not covered by the first dielectric layer, a first stop layer (244) on the surface of the first dielectric layer with the opening formed in the first dielectric layer and the first stop layer, a second dielectric layer (246) formed over the first dielectric layer with a second opening cutting through the first protective layer to expose the first metal layer, a second metal layer (280) filled in the second opening comprising copper, a second

Application/Control Number: 10/718,897 Page 5

Art Unit: 2822

protective layer formed on the surface of the second metal layer not covered by the second dielectric layer and a second stop layer on the surface of the second dielectric layer wherein the opening is formed in the second dielectric layer and the second stop layer. (Damascene formed has more than one interconnect level and can be repeated. (Column 7, lines 53-55) The second dielectric layer has a second opening cutting through the first protective layer to provide electrical connection between the first interconnect and the second interconnect. (Column 10, lines 10) Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Morrow by incorporating the second dielectric to have a second opening to cut through the first protective layer to provide electrical connection between the first interconnect and the second interconnect as taught by Maiz.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kiesha L. Rose whose telephone number is 571-272-1844. The examiner can normally be reached on M-F 8:30-6:00 off 2nd Mondays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/718,897 Page 6

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KLR

AMIR ZARABIAN
PERVISORY PATENT EXAMINER
PERUNOLOGY CENTER 2800